ice40.sdc (140B)
1 2 create_clock -period 83.333 -name {clk12m_in} [get_ports {clk12m_in}] 3 4 create_clock -period 166.666 -name {spi_clk} [get_ports {spi_clk}] 5
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |