cpu16.def (167B)
1 2 PROJECT_TYPE := verilator-sim 3 4 PROJECT_SRCS := hdl/cpu16/testbench.sv hdl/simram.sv 5 PROJECT_SRCS += hdl/cpu16/cpu16.sv hdl/cpu16/cpu16_regs.sv hdl/cpu16/cpu16_alu.sv
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |