test-display.def (174B)
1 2 PROJECT_TYPE := verilator-sim 3 4 PROJECT_SRCS := hdl/display/testbench.sv 5 PROJECT_SRCS += hdl/display/display.sv hdl/display/display-timing.sv 6 7 PROJECT_VOPTS := -CFLAGS -DVGA
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |