test-eth-crc32.def (152B)
1 2 PROJECT_TYPE := verilator-sim 3 4 PROJECT_SRCS := hdl/ethernet/eth_crc32_test.sv 5 PROJECT_SRCS += hdl/ethernet/eth_crc32_2.sv hdl/ethernet/eth_crc32_8.sv 6
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |