test-sdram.def (175B)
1 2 PROJECT_TYPE := verilator-sim 3 4 PROJECT_SRCS := hdl/sdram/testbench.sv hdl/sdram/test.hex 5 PROJECT_SRCS += hdl/sdram/sdram.sv hdl/xorshift.sv 6 7 PROJECT_VOPTS := -CFLAGS -DSDRAM
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |