test-sync-fifo.def (104B)
1 2 PROJECT_TYPE := verilator-sim 3 4 PROJECT_SRCS := hdl/sync_fifo_test.sv hdl/sync_fifo.sv hdl/xorshift.sv 5
![]() | gatewareA collection of little open source FPGA hobby projects |
git clone http://frotz.net/git/gateware.git | |
Log | Files | Refs | README |