gateware

Unnamed repository; edit this file 'description' to name the repository.
Log | Files | Refs | README

commit 96f975adebffcfce35d56e9c0d6c2aab5286b39c
parent 57b54dad818fa1857a05658114f1195e1c882720
Author: Brian Swetland <swetland@frotz.net>
Date:   Wed, 22 Jan 2020 16:12:57 -0800

ethernet: move stuff under hdl/ethernet

Diffstat:
Rhdl/eth_crc32_2.sv -> hdl/ethernet/eth_crc32_2.sv | 0
Rhdl/eth_crc32_8.sv -> hdl/ethernet/eth_crc32_8.sv | 0
Rhdl/eth_crc32_test.sv -> hdl/ethernet/eth_crc32_test.sv | 0
Rhdl/eth_rmii_rx.sv -> hdl/ethernet/eth_rmii_rx.sv | 0
Mproject/eth-crc32-test.def | 3++-
5 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/hdl/eth_crc32_2.sv b/hdl/ethernet/eth_crc32_2.sv diff --git a/hdl/eth_crc32_8.sv b/hdl/ethernet/eth_crc32_8.sv diff --git a/hdl/eth_crc32_test.sv b/hdl/ethernet/eth_crc32_test.sv diff --git a/hdl/eth_rmii_rx.sv b/hdl/ethernet/eth_rmii_rx.sv diff --git a/project/eth-crc32-test.def b/project/eth-crc32-test.def @@ -1,5 +1,6 @@ PROJECT_TYPE := verilator-sim -PROJECT_SRCS := hdl/eth_crc32_test.sv hdl/eth_crc32_2.sv hdl/eth_crc32_8.sv +PROJECT_SRCS := hdl/ethernet/eth_crc32_test.sv +PROJECT_SRCS += hdl/ethernet/eth_crc32_2.sv hdl/ethernet/eth_crc32_8.sv